









Power: By Default Power will be supplied by the Beaglebone.


Optionally power can be supplied through FPGA VIN header J1.



1 x Auxillary Power output Headers



Logo1
Valent Logo 750
Logo2
Valent Logo 1000



A

B

C


D

A

B

C

D



Decoupling cap configuration recommended by Xilinx UG393 (V1.2) for Spartan 6 power distribution

CFG_FLASH_RST will force all flash pins into HiZ removing any conflict while the BB is configuring FPGA

See Page 52 of UG380 V2.3. Pads for parallel CCLK Termination

M[1:0] pull ups are set to select Self config by default. See UG380 p40 for pin descriptions.
01 = SelfConfig
11 = SlaveConfig

FPGA Digital IO

